



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/608,159	06/30/2000	Jeffrey R. Wilcox	42390.P8701	1109
75	90 01/13/2005		EXAM	INER
Jeffrey S Draeger			CAO, CHUN	
Blakely Sokolo	ff Taylor & Zafman LLP			
Seventh Floor			ART UNIT	PAPER NUMBER
12400 Wilshire Boulevard			2115	
Los Angeles, CA 90025-1026			DATE MAILED: 01/13/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

	·						
		Application No.	Applicant(s)				
		09/608,159	WILCOX ET AL.				
	Office Action Summary	Examiner	Art Unit				
		Chun Cao	2115				
	The MAILING DATE of this communication appears on the c ver sheet with the correspondence address Period for Reply						
A SHO THE I - Exter after - If the - If NO - Failui Any r	ORTENED STATUTORY PERIOD FOR REPLIMAILING DATE OF THIS COMMUNICATION. Issions of time may be available under the provisions of 37 CFR 1.1 SIX (6) MONTHS from the mailing date of this communication. Period for reply specified above is less than thirty (30) days, a repliment of the reply is specified above, the maximum statutory period for reply within the set or extended period for reply will, by statute eply received by the Office later than three months after the mailing and patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be time y within the statutory minimum of thirty (30) days will apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).				
Status							
1) 又	Responsive to communication(s) filed on 16 N	lovember 2004.					
	This action is FINAL . 2b)⊠ This action is non-final.						
3)							
,—	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.						
Dispositi	on of Claims						
5)□ 6)⊠ 7)□	Claim(s) 1-4,12-15,22 and 23 is/are pending in 4a) Of the above claim(s) is/are withdraw Claim(s) is/are allowed. Claim(s) 1-4,12-15,22 and 23 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/o	wn from consideration.					
Applicati	on Papers						
9)□ .	The specification is objected to by the Examine	<u>P</u> r					
	10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.						
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
	Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
11) 🗌 .	11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority u	nder 35 U.S.C. § 119						
a)[Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority document application from the International Bureau ee the attached detailed Office action for a list	s have been received. s have been received in Application rity documents have been receive u (PCT Rule 17.2(a)).	on No ed in this National Stage				
Attachment	(s)						
	e of References Cited (PTO-892)	4) Interview Summary	(PTO-413)				
2) Notice Notice Inform	e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) No(s)/Mail Date	Paper No(s)/Mail Da					

Application/Control Number: 09/608,159 Page 2

Art Unit: 2115

DETAILED ACTION

1. Claims 1-4, 12-15, 22 and 23 are remained and presented for examination in this application.

2. The text of those applicable section of Title 35, U.S. Code not included in this action can be found in the prior Office Action.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(a) the invention was known or used by others in this country, or patented or described in a printed publication in this or a foreign country, before the invention thereof by the applicant for a patent.

4. Claim 1 is rejected under 35 U.S.C. 102(a) as being anticipated by Applicant Admitted Prior Art (AAPA).

As per claim 1, AAPA discloses that an integrated circuit comprises at least three cooperating frequency domains having variable operating frequencies [fig. 1B], wherein the at least three domains each operate at different frequencies [page 3, lines 11-page 4, line10]; cross-over logic to allow integral fractional ration frequency domain cross-over between more than one pair of frequency domains [page 3, 18-21].

5. Claims 2 and 4 are rejected under 35 U.S.C. 103(a) as being unpatentable over Applicant Admitted Prior Art (AAPA) in view of Pathikonda et al. (Pathikonda). US patent no. 5,802,132.

Pathikonda is a prior art reference cited in prior office action.

Art Unit: 2115

As per claim 2, AAPA does not explicitly disclose that cross-over logic is capable of providing at least sixteen different cross-over ratios.

However, Pathikonda inherently discloses that cross-logic is capable of providing at least sixteen different cross-over ratios [col. 2, lines 32-40; col. 4, lines 40-49].

It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the teachings of AAPA and Pathikonda because they both disclose an integrated circuit having plurality of frequency domains and Pathikonda discloses the limitations above would provide more functionality of AAPA system by allowing to implement different cross-over ratios.

As per claim 4, Pathikonda inherently discloses a mask generator circuit to compute and generate masking signals for said cross-over logic on the fly using selectable cross-over ratios [col. 4, lines 40-65].

6. Claims 3, 12 and 13 are rejected under 35 U.S.C. 103(a) as being unpatentable over Applicant Admitted Prior Art (AAPA) In view of Swoboda et al. (Swoboda), US Patent no. 5,329,471 and Pathikonda et al. (Pathikonda), US patent no. 5,802,132.

Swoboda is a prior art reference cited in prior office action.

As per claim 3, AAPA discloses that a processor domain operable at a relatively large number of different frequency, and a bus interface domain operable at a second relatively small number of frequencies [page 3, lines 11-23]. AAPA does not explicitly disclose that at least three cooperating frequency domains comprise a memory domain.

However, Swoboda discloses at least three cooperating frequency domains comprise: a processor domain operable at a relatively large number of different

Art Unit: 2115

frequencies; a memory control domain; a memory interface domain operable at a first relatively small number of frequencies; a bus interface domain operable at a second relatively small number of frequencies [fig. 52, col. 13, lines 42-65].

It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the teachings of AAPA and Swoboda because they disclose an integrated circuit having plurality of frequency domains and Swoboda discloses the limitations above would provide more functionality of AAPA system by allowing to implement multiple flexible clock domain interfaces.

As to claims 12 and 13 are written in means plus function format and contain the same limitation as claims 1 and 3-4 in combination or respectively, therefore the same rejections applied.

7. Claims 14-15 and 22-23 are rejected under 35 U.S.C. 103(a) as being unpatentable over Applicant Admitted Prior Art (AAPA) in view of Fernando (Fernando), US Patent no. 5,471,587.

Fernando is a prior art reference cited in prior office action.

As per claim 22, AAPA discloses that an integrated circuit [fig. 1B] comprising:

a first portion operable at a first plurality of frequencies said first portion to operate in a first frequency domain [fig. 1B]; a second portion operable at a second plurality of frequencies that are different to said first portion said second portion to operable in a second frequency domain [fig. 1B]; cross-over logic between said first portion and said second portion; a third portion operable at a third plurality of frequencies, said third portion to operate in a third frequency domain, wherein the first,

Art Unit: 2115

second and third portions each operate at different frequencies [fig 1B; page 3, line 11-page 4, line 10].

Fernando discloses that an integrated circuit having cross-over logic [6,8, fig. 1] to allow integral fractional ration frequency domain cross-over between more than one pair of frequency domains [col. 1, 52-55; col. 3, lines 9-32]; and the cross-over logic comprising: a plurality of latches arranged as a FIFO array; a plurality of status bits comprise a plurality of free bits, a plurality of valid bits; a writer element to maintain a write pointer to said FIFO array in said first frequency domain; a reader element to maintain a read pointer to said FIFO array in said second frequency domain; domain crossing handshake circuitry to update said plurality of free bits and said plurality of valid bits [col. 5, lines 27-37; col. 6, line 28-col. 7, line 52; col. 10, lines 35-67].

It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the teachings of AAPA and Fernando because they both disclose an integrated circuit having plurality of frequency domains and Fernando discloses the limitations above would improve the integrity of AAPA system by allowing to implement detail limitations for the cross-over logic.

As the limitations set forth claim 23 is directed to implementations implementing the integrated circuit of claim 22. Fernando discloses a handshake circuitry [col. 6, lines 31-33]. As discussed above, AAPA and Fernando teach the integrated circuit of claim 22. It is for this reason, at the time of the invention, one of ordinary skill in the art would have readily recognized that AAPA and Fernando may obviously also teach the implementations of the integrated circuit of claim 22 as set forth in claim 23. Therefore, claim 23 is rejected under the same rationale with respect to claim 22.

Art Unit: 2115

As to claims 14-15 are written in means plus function format and contain the same limitations as claims 22 and 23 respectively, therefore the same rejection is applied.

- 8. Applicant's arguments filed on 11/16/04, which have been considered but are most in view of the new ground(s) of rejection.
- 9. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Khandekar et al., US patent no. 5,961,649, discloses an integrated circuit comprises at least three clock domains each operates in different frequencies [fig. 1; col. 3, lines 3-62].

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Chun Cao whose telephone number is 571-272-3664. The examiner can normally be reached on Monday-Friday from 7:30 am-4:00 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Thomas C. Lee can be reached on 571-272-3667. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Any inquiry of a general nature or relating to the status of this application should be directed to the Group receptionist whose telephone number is 571-272-2100.

Application/Control Number: 09/608,159 Page 7

Art Unit: 2115

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Chun Cao

Jan. 10, 2005